REMARKS

Claim 1 has been amended to call for writing a first data element into a first buffer separate from one or more buffers storing the other data elements. For example, in one embodiment, a VLAN tag, to be removed, can be stored in one buffer and the other data elements, which are not to be removed, can be stored in one or more other buffers. The first data element is then prevented from being read from said first data element. Thus, a technique is provided for effectively removing a first data element such as a VLAN tag, as one example.

The cited reference does not provide any such system of buffers wherein the data element to be removed is sent to a buffer separate and apart from all the other data elements.

In the cited reference, a tag is simply removed in the dequeuing block 418. There is no explanation of exactly how it is done. But there is absolutely no indication that a data element to be removed is provided to a buffer separate from the data elements not to be removed. In fact, how the block 418 operates is never really explained anywhere in the cited reference.

Therefore, reconsideration of the rejection of claim 1 is respectfully requested.

Similarly, the cited Morrissey reference, in column 7, lines 4-17, merely talks about removing error detection code data, but does not specifically say that the buffering system claimed in claim 1 is utilized.

Therefore, any combination with Morrissey would be ineffective to affect the patentability of the claimed invention.

On a similar analysis, the other claims, as amended, patentably distinguish over the cited references.

Respectfully submitted,

Date: <u>June 30, 2005</u>

Timothy N. Trop, Reg. No. 28,994
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Ste. 100
Houston, TX 77024
713/468-8880 [Phone]
713/468-8883 [Fax]
Attorneys for Intel Corporation